
rst
clk
en
data_in[7:0]
sample_buffer_reg[0][7:0]
sample_buffer_reg[1][7:0]
sample_buffer_reg[2][7:0]
sample_buffer_reg[3][7:0]
sum_reg[9:0]
RST
C
CE
D
Q
RTL_REG_SYNC
sum0_i
RTL_SUB
sum1_i
RTL_ADD
data_out2_i
data_out1_i
data_out0_i
RTL_RSHIFT
data_out_reg[7:0]
data_out[7:0]